, , , , e.a.

System Level Design from HW/SW to Memory for Embedded Systems

5th IFIP TC 10 International Embedded Systems Symposium, IESS 2015, Foz do Iguaçu, Brazil, November 3–6, 2015, Proceedings

Paperback Engels 2018 9783030079178
Verwachte levertijd ongeveer 9 werkdagen

Samenvatting

This book constitutes the refereed proceedings of the 5th IFIP TC 10 International Embedded Systems Symposium, IESS 2015, held in Foz do Iguaçu, Brazil, in November 2015.

The 18 full revised papers presented were carefully reviewed and selected from 25 submissions. The papers present a broad discussion on the design, analysis and verification of embedded and cyber-physical systems including design methodologies, verification, performance analysis, and real-time systems design. They are organized in the following topical sections: cyber-physical systems, system-level design; multi/many-core system design; memory system design; and embedded HW/SW design and applications.

Specificaties

ISBN13:9783030079178
Taal:Engels
Bindwijze:paperback
Uitgever:Springer International Publishing

Lezersrecensies

Wees de eerste die een lezersrecensie schrijft!

Managementboek Top 100

Rubrieken

    Personen

      Trefwoorden

        System Level Design from HW/SW to Memory for Embedded Systems